This is a sample video. To access the full content, please Login
As per the video timing of 8-9m & 50-60s in version 2.1 the "radial capacitor component is missing" instead of that what i can use
While generating netlist here we have chosen the PCBnew tab instead of Spice tab and accordingly selected the default format. But in earlier cases we did it via Spice tab why we did this here in different way?
Why we have chosen Screw_Terminal on input side and Generic Conn_Terminal on output side not the vice versa or, either Both screw terminal on both sides or both Conn_01x02 Generic terminals on both input and output sides.
I am not getting the desired footprints after selecting J1-Screw_Terminal_01x02 and then the Header as Terminals_Connectors_Blocks from the leftmost panel. In the rightmost panel in the footnotes section I am getting some of the followings:Connectors_Terminal_Blocks:TerminalBlock_4UCON_19963_08x3.5mm_Straight,Connectors_Terminal_Blocks:TerminalBlock_4UCON_19963_09x3.5mm_Straight,Connectors_Terminal_Blocks:TerminalBlock_4UCON_19963_10x3.5mm_Straight,etc.Please also provide an Email id to which I may contact you to ask the questions, it may be an official email id such as provided by various professors from IITRoorkee or IISc Bangalore by NPTEL Swayam Discussion panel, after exam you may disable me if you want. I want to contact even after the exams for the doubts, it's my view if possible. Also I am asking an official email id not a personell one please help me out. I don't have any option here for uploading a screenshot or photo for which I have a doubt in lectures say in the terminal box or schematic page of mine.
I saw a similar question. But when I am changing to Pin_Headers or Socket_Strips,ther is no change in the 3rd column.Please help
while opening Cvpcb panel it showing error...Errors were encountered loading footprints:IO_ERROR: http GET command failedCannot get/download Zip archive: 'https://codeload.github.com/KiCad/Connectors_Mini-Universal.pretty/zip/master'for library path: 'https://github.com/KiCad/Connectors_Mini-Universal.pretty'.Reason: 'IO_ERROR: curl_easy_perform()=6: Couldn't resolve host namefrom kicad_curl_easy.cpp : Perform() : line 92'from github_plugin.cpp : remoteGetZip() : line 554
Getting an Error: Eeschema:OpenProjectFiles() takes only a single filename
Dear Sir/Madam,The right panel of the Cvpcb window is blank.There is no list of footprints...Thankyou....
As per tutorial, i can perform step for C1 - Capacitor_THT. As per tutorial 9 min 13 sec shows right hand side list of Altech. I can not see same. I am able to see battery, phoenix etc. please guide.
I didn't get Screw_Terminal from the list of components. I have tried with the keyword "Screw_Terminal" in the Filter as well as I have tried to add components by using Preferences menu.
NOT BALE TO FIND THE COMPONENT SCREW TERMINAL EVEN AFTER THE CONN LIBRARY IS ALREADY ADDED. WHAT TO DO?
sir,what if we are trying different circuits and then instead of lm_7805 i used lm555 timer.will the footprint be randomly chosen on basis of dimension.or there are any specific footprints for the subcircuits present and the one's we created
Run CvPCB to associate components and footprints is not loading. Please give us some alternative. We have been trying this for long time
three panels are not showing the details of cvpcb
having problem with foot print list it was showing empty list
sirwhile opening cvpcb,it shows errors (errors were encountered loading problem)
Yesterday I got CvPcb foot prints. But today I got a message like load error. Errors were encountered loading footprints. How to remove it?
After taking a lot of time the CvPcb giving lot of errors. The opened CvPcb window is not showing the third panel
Hello sir,I am facing the problem while selecting the footprint for DC supply vltg in library..
How to make gerber files and what is the strategy to locate the footprints?
Hello Sir,On what basis we select the appropriate netlist to match the components.. Please resolve my query..
Dear Sir,How we mapped the component in CvPcb foot prints and how we choose the value of components and their packages..
Dear SirI am not able to get the CvPcb window.The moment i am clicking the CvPcb button entire schematic window turns gray and nothing happens.I tried it number of times.Kindly resolve the issue.I am working on eSim with Ubuntu platform.
10018 visits
Outline:* Simulating a circuit. * Removing sources, labels and plots from the schematic. * Adding Connectors to schematic. * Performing annotation, ERC. * Launching Cvpcb. * Segregating footprints according to their libraries. * Viewing selected footprint. * Assigning footprints to corresponding components. * Saving the footprint association. * Generating .net netlist file.
* Simulating a circuit. * Removing sources, labels and plots from the schematic. * Adding Connectors to schematic. * Performing annotation, ERC. * Launching Cvpcb. * Segregating footprints according to their libraries. * Viewing selected footprint. * Assigning footprints to corresponding components. * Saving the footprint association. * Generating .net netlist file.
Show video info
Pre-requisite